

CLAIMS

1. Interfacing circuitry for transferring data from a first domain to a second domain, wherein the first domain is synchronized to a first clock and the second domain is synchronized to a second clock, the interfacing circuitry comprising:

5 a first storage component configured for temporarily storing one or more data bits and a valid bit, the first storage component being synchronized to the first clock;

a first multiplexer component connected to the first storage component for providing one or more data bits and a valid bit thereto and for receiving one or more data bits and a valid bit therefrom, coupled to the first domain for receiving one or more data bits and a valid bit therefrom, and controlled by a first Write\_enable signal from the first domain, wherein the first Write\_enable signal determines whether the first storage component keeps its current data and valid bit or latches in a new data and a new valid bit;

a second storage component configured for temporarily storing one or more data bits and a valid bit, the second storage component being synchronized to the second clock; and

15 a second multiplexer component connected to the second storage component for providing one or more data bits and a valid bit thereto and for receiving one or more data bits and a valid bit therefrom, coupled to the first storage component for receiving one or more data bits and a valid bit therefrom, and controlled by a second Write\_enable signal from the second domain, wherein the second Write\_enable signal determines whether the first storage component  
20 keeps its current data and valid bit or latches in a new data and a new valid bit.

2. The interfacing circuitry of Claim 1, wherein the first clock is faster than the second clock.

25 3. The interfacing circuitry of Claim 1, wherein the first clock is faster than the second clock, the interfacing circuitry further comprising:

a third storage component connected to the second storage component for receiving one

or more data bits and a valid bit therefrom and coupled to the first domain for providing the one or more data bits and the valid bit thereto, the third storage component being synchronized to the second clock.

5           4.       The interfacing circuitry of Claim 1, further comprising:

          a third multiplexer component coupled to the second domain for receiving one or more data bits and a valid bit therefrom, connected to the first storage component for receiving one or more data bits and a valid bit therefrom, connected to the second multiplexer component for outputting one or more data bits and a valid bit thereto, and controlled by a first Control signal, the first Control signal determining whether data and a valid bit are transferred from the first domain to the second domain or from the second domain to the first domain, the first Control signal being generated by a master arbiter logic;

          a fourth multiplexer component coupled to the first domain for receiving one or more data bits and a valid bit therefrom, connected to the second storage component for receiving one or more data bits and a valid bit therefrom, connected to the first multiplexer component for outputting one or more data bits and a valid bit thereto, and controlled by a second Control signal, the second Control signal determining whether data and a valid bit are transferred from the first domain to the second domain or from the second domain to the first domain, the second Control signal being generated by the master arbiter logic;

          a first AND gate connected to the master arbiter logic for receiving the second Control signal, and connected to the second storage component for receiving a valid bit therefrom;

          a first OR gate connected to the first AND gate for receiving an output signal therefrom, coupled to the first domain for receiving the first Write\_enable signal, and connected to the first multiplexer component for providing a control signal thereto;

          a second AND gate connected to the master arbiter logic for receiving the first Control signal, and connected to the first storage component for receiving a valid bit therefrom; and

          a second OR gate connected to the second AND gate for receiving an output signal

therefrom, coupled to the second domain for receiving the second Write\_enable signal, and connected to the second multiplexer component for providing a control signal thereto.

5        5.        The interfacing circuitry of Claim 1, wherein the first clock is faster than the second clock, the interfacing circuitry further comprising:

        a third storage component connected to the second storage component for receiving one or more data bits and a valid bit therefrom and coupled to the first domain for providing the one or more data bits and the valid bit thereto, the third storage component being synchronized to the second clock;

10        a third multiplexer component coupled to the second domain for receiving one or more data bits and a valid bit therefrom, connected to the first storage component for receiving one or more data bits and a valid bit therefrom, connected to the second multiplexer component for outputting one or more data bits and a valid bit thereto, and controlled by a first Control signal, the first Control signal determining whether data and a valid bit are transferred from the first domain to the second domain or from the second domain to the first domain, the first Control signal being generated by a master arbiter logic;

15        a fourth multiplexer component coupled to the first domain for receiving one or more data bits and a valid bit therefrom, connected to the second storage component for receiving one or more data bits and a valid bit therefrom, connected to the first multiplexer component for outputting one or more data bits and a valid bit thereto, and controlled by a second Control signal, the second Control signal determining whether data and a valid bit are transferred from the first domain to the second domain or from the second domain to the first domain, the second Control signal being generated by the master arbiter logic;

20        a first AND gate connected to the master arbiter logic for receiving the second Control signal, and connected to the second storage component for receiving a valid bit therefrom;

25        a first OR gate connected to the first AND gate for receiving an output signal therefrom, coupled to the first domain for receiving the first Write\_enable signal, and connected to the first

multiplexer component for providing a control signal thereto;

a second AND gate connected to the master arbiter logic for receiving the first Control signal, and connected to the first storage component for receiving a valid bit therefrom; and

a second OR gate connected to the second AND gate for receiving an output signal therefrom, coupled to the second domain for receiving the second Write\_enable signal, and connected to the second multiplexer component for providing a control signal thereto.

6. The interfacing circuitry of Claim 1, wherein the first multiplexer component comprises:

a third multiplexer component connected to the first storage component for providing one or more data bits thereto and receiving one or more data bits therefrom, coupled to the first domain for receiving one or more data bits therefrom, and controlled by a first Write\_enable signal from the first domain, wherein the first Write\_enable signal determines whether the first storage component keeps its current data or latches in a new data; and

a fourth multiplexer component connected to the second storage component for providing a valid bit thereto and receiving a valid bit therefrom, coupled to the second domain for receiving a valid bit therefrom, and controlled by a second Write\_enable signal from the second domain, wherein the second Write\_enable signal determines whether the first storage component keeps its valid bit or latches in a new valid bit.

7. The interfacing circuitry of Claim 1, wherein the second clock is faster than the first clock.

8. The interfacing circuitry of Claim 1, wherein the first storage component and the second storage component are registers.

9. The interfacing circuitry of Claim 1, wherein the first storage component and the second storage component are flip-flops.

10. The interfacing circuitry of Claim 1, wherein the first multiplexer is configured to output the one or more bits received from the first domain when the first Write\_enable signal is asserted.

11. The interfacing circuitry of Claim 1, wherein the third multiplexer is configured to output the one or more data bits received from the first storage component when the valid bit received from the first storage component is asserted.

12. The interfacing circuitry of Claim 1, wherein the first clock is faster than the second clock.

13. Interfacing circuitry for transferring data from a first domain to a second domain, wherein the first domain is synchronized to a first clock and the second domain is synchronized to a second clock, the interfacing circuitry comprising:

a first storage component configured for temporarily storing one or more data bits and a valid bit, the first storage component being synchronized to the first clock;

a first multiplexer component connected to the first storage component for providing one or more data bits thereto and for receiving one or more data bits therefrom, coupled to the first domain for receiving one or more data bits therefrom, and controlled by a first Write\_enable signal from the first domain, wherein the first Write\_enable signal determines whether the first storage component keeps its current data or latches in a new data;

a second multiplexer component connected to the first storage component for providing a valid bit thereto and for receiving a valid bit therefrom, coupled to the first domain for receiving a valid bit therefrom, and controlled by the first Write\_enable signal from the first domain,

wherein the first Write\_enable signal determines whether the first storage component keeps its current data or latches in a new data;

a second storage component configured for temporarily storing one or more data bits and a valid bit, the second storage component being synchronized to the second clock;

5 a third multiplexer component connected to the second storage component for providing one or more data bits thereto and for receiving one or more data bits therefrom, coupled to the first storage component for receiving one or more data bits therefrom, and controlled by a second Write\_enable signal from the second domain, wherein the second Write\_enable signal determines whether the first storage component keeps its current data or latches in a new data;

10 and

a fourth multiplexer component connected to the second storage component for providing a valid bit thereto and for receiving a valid bit therefrom, coupled to the first storage component for receiving a valid bit therefrom, and controlled by a second Write\_enable signal from the second domain, wherein the second Write\_enable signal determines whether the first storage component keeps its current valid bit or latches in a new valid bit.

14. The interfacing circuitry of Claim 13, wherein the first clock is faster than the second clock.

20 15. The interfacing circuitry of Claim 13, wherein the first clock is faster than the second clock, the interfacing circuitry further comprising:

a third storage component connected to the second storage component for receiving one or more data bits and a valid bit therefrom and coupled to the first domain for providing the one or more data bits and the valid bit thereto, the third storage component being synchronized to the second clock.

16. The interfacing circuitry of Claim 13, further comprising:

a fifth multiplexer component coupled to the second domain for receiving one or more data bits therefrom, connected to the first storage component for receiving one or more data bits therefrom, connected to the second multiplexer component for outputting one or more data bits thereto, and controlled by a first Control signal, the first Control signal determining whether data and a valid bit are transferred from the first domain to the second domain or from the second domain to the first domain, the first Control signal being generated by a master arbiter logic;

a sixth multiplexer component coupled to the second domain for receiving a valid bit therefrom, connected to the first storage component for receiving a valid bit therefrom, connected to the second multiplexer component for outputting a valid bit thereto, and controlled by a first Control signal, the first Control signal determining whether data and a valid bit are transferred from the first domain to the second domain or from the second domain to the first domain, the first Control signal being generated by a master arbiter logic;

a seventh multiplexer component coupled to the first domain for receiving one or more data bits therefrom, connected to the second storage component for receiving one or more data bits therefrom, connected to the first multiplexer component for outputting one or more data bits thereto, and controlled by a second Control signal, the second Control signal determining whether data is transferred from the first domain to the second domain or from the second domain to the first domain, the second Control signal being generated by the master arbiter logic;

a eighth multiplexer component coupled to the first domain for receiving a valid bit therefrom, connected to the second storage component for receiving a valid bit therefrom, connected to the first multiplexer component for outputting a valid bit thereto, and controlled by a second Control signal, the second Control signal determining whether a valid bit is transferred from the first domain to the second domain or from the second domain to the first domain, the second Control signal being generated by the master arbiter logic;

a first AND gate connected to the master arbiter logic for receiving the second Control signal, and connected to the second storage component for receiving a valid bit therefrom;

a first OR gate connected to the first AND gate for receiving an output signal therefrom, coupled to the first domain for receiving the first Write\_enable signal, and connected to the first and second multiplexer components for providing a control signal thereto;

a second AND gate connected to the master arbiter logic for receiving the first Control  
5 signal, and connected to the first storage component for receiving a valid bit therefrom; and

a second OR gate connected to the second AND gate for receiving an output signal therefrom, coupled to the second domain for receiving the second Write\_enable signal, and connected to the third and fourth multiplexer components for providing a control signal thereto.

10 17. A method for asynchronously transferring data from a first domain to a second domain, wherein the first domain is synchronized to a first clock and the second domain is synchronized to a second clock, the method comprising the steps of:

receiving one or more data bits and a valid bit from the first domain;

temporarily storing the one or more data bits and the valid bit in the first domain;

15 waiting for the valid bit to be asserted;

latching in the one or more data bits to the second domain within one cycle of the second clock after valid bit is asserted; and

temporarily storing the one or more bits and the valid bit in the second domain.

20 18. The method of Claim 17, further comprising the step of:

storing the one or more bits and the valid bit in the second domain for at least one cycle of the second clock after the valid bit is asserted; and

probing the one or more bits and the valid bit from the first domain to confirm the receipt of the one or more data bits and the valid bit by the second domain before transferring a new data  
25 from the first domain to the second domain.



19. The method of Claim 17, wherein the first clock is faster than the second clock.
20. The method of Claim 17, wherein the second clock is faster than the first clock.